GE DS3800NGDB1C1B Mark IV Turbine Control – I/O Communications Daughterboard
The GE DS3800NGDB1C1B is an obsolete, highly specialized printed circuit board (PCB) used exclusively in GE's Mark IV turbine control system
Ship to you via Fedex/DHL/TNT/UPS/EMS 丨 Package: Original packing with cartons 丨 Shipping Port: Xiamen
·Manager: Jinny
·E-mail:sales1@xrjdcs.com
·Tel: + 86-15359273791 (WhatsApp)
·Wechat: + 86-15359273791
Product Description
GE DS3800NGDB1C1B
1. Legacy & Rarity Alert
Critical Notice: The GE DS3800NGDB1C1B is an obsolete, highly specialized printed circuit board (PCB) used exclusively in GE's Mark IV turbine control system, which was manufactured from the mid-1980s to the late 1990s. This board is a daughterboard (also called a "piggyback" or "mezzanine" board) that mounts onto a larger Mark IV I/O carrier board (typically the DS3800N D-series). It serves as the communication interface between the turbine's field I/O (sensors, actuators, contact inputs) and the main Mark IV processor card cage.
Rarity Level: Very Rare – GE ceased Mark IV production in 1998 and ended formal support in 2010. The DS3800NGDB1C1B was a low-volume board even during production (used only in configurations requiring specific I/O expansion). As of 2026, functional units are available only through aftermarket suppliers (Radwell, Apex Industrial, GE Renewal Parts). No new units exist – all available inventory is refurbished or pulled from decommissioned turbines.
Critical Notice: The GE DS3800NGDB1C1B is an obsolete, highly specialized printed circuit board (PCB) used exclusively in GE's Mark IV turbine control system, which was manufactured from the mid-1980s to the late 1990s. This board is a daughterboard (also called a "piggyback" or "mezzanine" board) that mounts onto a larger Mark IV I/O carrier board (typically the DS3800N D-series). It serves as the communication interface between the turbine's field I/O (sensors, actuators, contact inputs) and the main Mark IV processor card cage.
Rarity Level: Very Rare – GE ceased Mark IV production in 1998 and ended formal support in 2010. The DS3800NGDB1C1B was a low-volume board even during production (used only in configurations requiring specific I/O expansion). As of 2026, functional units are available only through aftermarket suppliers (Radwell, Apex Industrial, GE Renewal Parts). No new units exist – all available inventory is refurbished or pulled from decommissioned turbines.
2. Product Overview
The GE DS3800NGDB1C1B is a multilayer, plated-through-hole (PTH) printed circuit board that forms the communications backbone for the Mark IV's I/O subsystems. The "NGDB" designation stands for "Next Generation Daughterboard" – a late-stage Mark IV improvement that increased data throughput from 1 Mbps to 2 Mbps and added error-correcting code (ECC) to memory transfers. This board handles the proprietary GE "Genius" I/O protocol (pre-standardization version) running over a 32-bit parallel backplane, interfacing with up to 64 I/O modules (analog inputs, analog outputs, digital inputs, digital outputs, thermocouple cards, RTD cards, and servo controllers).
The -C1B suffix indicates a specific hardware revision with improved noise immunity (additional ground planes) and updated EPROM firmware (version 3.2). This revision was introduced in 1994 to address nuisance communication faults in high-EMI environments, particularly around gas turbine generator circuit breakers.
Typical System Context:
The DS3800NGDB1C1B plugs into a DS3800N**** carrier board (the "N" series backplane).
The carrier board resides in Mark IV I/O Rack B or Rack C (Rack A is typically CPU-only).
The board interfaces with a DS3800HRR (High-Speed Register) or DS3800X (Coprocessor) board via the VME-style P1/P2 connectors.
The GE DS3800NGDB1C1B is a multilayer, plated-through-hole (PTH) printed circuit board that forms the communications backbone for the Mark IV's I/O subsystems. The "NGDB" designation stands for "Next Generation Daughterboard" – a late-stage Mark IV improvement that increased data throughput from 1 Mbps to 2 Mbps and added error-correcting code (ECC) to memory transfers. This board handles the proprietary GE "Genius" I/O protocol (pre-standardization version) running over a 32-bit parallel backplane, interfacing with up to 64 I/O modules (analog inputs, analog outputs, digital inputs, digital outputs, thermocouple cards, RTD cards, and servo controllers).
The -C1B suffix indicates a specific hardware revision with improved noise immunity (additional ground planes) and updated EPROM firmware (version 3.2). This revision was introduced in 1994 to address nuisance communication faults in high-EMI environments, particularly around gas turbine generator circuit breakers.
Typical System Context:
The DS3800NGDB1C1B plugs into a DS3800N**** carrier board (the "N" series backplane).
The carrier board resides in Mark IV I/O Rack B or Rack C (Rack A is typically CPU-only).
The board interfaces with a DS3800HRR (High-Speed Register) or DS3800X (Coprocessor) board via the VME-style P1/P2 connectors.
3. Functional Block Diagram
Understanding the board's internal architecture helps in diagnostics:
Input Side (From Field I/O):
Field I/O modules (e.g., DS3800HAAA analog input) send data over ribbon cables to the Mark IV I/O rack backplane.
The backplane routes the data to the carrier board (DS3800N series).
The DS3800NGDB1C1B receives this data through its P3 connector (96-pin DIN) from the carrier board's backplane interface.
Processing on the Daughterboard:
Data Demultiplexer (U1 – AMD AM2960): Takes the multiplexed I/O data stream and separates it into per-module data words (8 or 16 bits).
Error Checking Unit (U5 – custom GE gate array): Computes and verifies CRC-16 checksums on each I/O frame. If corruption is detected, the board requests a retransmission (up to 3 attempts).
FIFO Buffer (U12-U15 – four 2KB FIFOs): Stores incoming I/O data until the main CPU is ready to read it. The FIFO depth prevents data loss during CPU scan overloads.
Address Decoder (U8 – PAL16L8): Maps each I/O module to a specific memory address in the Mark IV CPU's address space (16-bit address bus).
Protocol Translator (U20 – Intel 80C196KB microcontroller): Converts the Genius I/O frames to the Mark IV's internal "bumpless transfer" format used for triple-redundant voting (TMR architecture).
.jpg)
Output Side (To Mark IV CPU):
The processed I/O data leaves the daughterboard via the P1 connector (64-pin, 32-bit parallel bus) to the CPU backplane.
The Mark IV's main processor (typically a DS3800DF or DS3800DN) reads this data at a scan rate of 10–50 ms (configurable).
Reverse Path (Control Outputs):
The CPU sends output commands (e.g., fuel valve position, inlet guide vane angle) back through the P1 connector.
The daughterboard's output multiplexer (U30 – AMD AM2950) formats the commands and sends them via P3 to the appropriate output modules (servo or discrete output cards).
Understanding the board's internal architecture helps in diagnostics:
Input Side (From Field I/O):
Field I/O modules (e.g., DS3800HAAA analog input) send data over ribbon cables to the Mark IV I/O rack backplane.
The backplane routes the data to the carrier board (DS3800N series).
The DS3800NGDB1C1B receives this data through its P3 connector (96-pin DIN) from the carrier board's backplane interface.
Processing on the Daughterboard:
Data Demultiplexer (U1 – AMD AM2960): Takes the multiplexed I/O data stream and separates it into per-module data words (8 or 16 bits).
Error Checking Unit (U5 – custom GE gate array): Computes and verifies CRC-16 checksums on each I/O frame. If corruption is detected, the board requests a retransmission (up to 3 attempts).
FIFO Buffer (U12-U15 – four 2KB FIFOs): Stores incoming I/O data until the main CPU is ready to read it. The FIFO depth prevents data loss during CPU scan overloads.
Address Decoder (U8 – PAL16L8): Maps each I/O module to a specific memory address in the Mark IV CPU's address space (16-bit address bus).
Protocol Translator (U20 – Intel 80C196KB microcontroller): Converts the Genius I/O frames to the Mark IV's internal "bumpless transfer" format used for triple-redundant voting (TMR architecture).
.jpg)
Output Side (To Mark IV CPU):
The processed I/O data leaves the daughterboard via the P1 connector (64-pin, 32-bit parallel bus) to the CPU backplane.
The Mark IV's main processor (typically a DS3800DF or DS3800DN) reads this data at a scan rate of 10–50 ms (configurable).
Reverse Path (Control Outputs):
The CPU sends output commands (e.g., fuel valve position, inlet guide vane angle) back through the P1 connector.
The daughterboard's output multiplexer (U30 – AMD AM2950) formats the commands and sends them via P3 to the appropriate output modules (servo or discrete output cards).
4. Key Features
32-bit parallel data bus with ECC (single-bit error correction, double-bit detection)
2 Mbps effective throughput (doubled from earlier 1 Mbps boards)
64 I/O module capacity – supports up to 1024 analog points or 2048 digital points (mixable)
Triple-redundant bus support – designed to work in TMR configurations with 3 boards voting
Built-in watchdog timer – resets the board if communication stalls for >100ms
Jumper-selectable I/O mapping (16 jumpers: J1–J16) – configures base address and interrupt priority
Onboard EPROM (socketed) – contains board firmware (version 3.2 for -C1B)
LED status indicators: PWR (green), ACT (yellow – activity on P1 bus), ERR (red – communication fault), TMR (green – voting healthy in triple-redundant mode)
Test points (TP1 through TP8) – allows oscilloscope probing of clock signals, data lines, and FIFO flags
32-bit parallel data bus with ECC (single-bit error correction, double-bit detection)
2 Mbps effective throughput (doubled from earlier 1 Mbps boards)
64 I/O module capacity – supports up to 1024 analog points or 2048 digital points (mixable)
Triple-redundant bus support – designed to work in TMR configurations with 3 boards voting
Built-in watchdog timer – resets the board if communication stalls for >100ms
Jumper-selectable I/O mapping (16 jumpers: J1–J16) – configures base address and interrupt priority
Onboard EPROM (socketed) – contains board firmware (version 3.2 for -C1B)
LED status indicators: PWR (green), ACT (yellow – activity on P1 bus), ERR (red – communication fault), TMR (green – voting healthy in triple-redundant mode)
Test points (TP1 through TP8) – allows oscilloscope probing of clock signals, data lines, and FIFO flags
5. Technical Parameters (Detailed Table Format)
Parameter Specification Board Type Daughterboard (mezzanine) – requires carrier (DS3800Nxxx) Dimensions 160 x 100 mm (6.3 x 3.94 in) – Eurocard 3U format Thickness 1.6 mm (4-layer FR4 PCB) Weight 0.2 kg (0.44 lb) Connectors P1 (64-pin DIN), P3 (96-pin DIN) Bus Width 32 bits (multiplexed address/data) Clock Speed 16 MHz (oscillator Y1 – socketed) Data Throughput 2 Mbps (sustained), 4 Mbps burst ECC Capability Single-bit error correction, double-bit detection (SECDED) FIFO Depth 8 KB total (4 x 2 KB) Firmware EPROM (27256 or 27C256) – socketed, field replaceable Power Draw 5V @ 450 mA, 12V @ 20 mA, –12V @ 10 mA Operating Temp 0°C to 60°C (32°F to 140°F) – forced air cooling required in Mark IV rack MTBF (estimated) 50,000 hours (based on 1990s GE internal data) GE Part Number DS3800NGDB1C1B Previous Revisions DS3800NGDB1C1A (pin-compatible, firmware 3.1) Next Revision None – Mark V system replaced Mark IV in 1998
| Parameter | Specification |
|---|---|
| Board Type | Daughterboard (mezzanine) – requires carrier (DS3800Nxxx) |
| Dimensions | 160 x 100 mm (6.3 x 3.94 in) – Eurocard 3U format |
| Thickness | 1.6 mm (4-layer FR4 PCB) |
| Weight | 0.2 kg (0.44 lb) |
| Connectors | P1 (64-pin DIN), P3 (96-pin DIN) |
| Bus Width | 32 bits (multiplexed address/data) |
| Clock Speed | 16 MHz (oscillator Y1 – socketed) |
| Data Throughput | 2 Mbps (sustained), 4 Mbps burst |
| ECC Capability | Single-bit error correction, double-bit detection (SECDED) |
| FIFO Depth | 8 KB total (4 x 2 KB) |
| Firmware | EPROM (27256 or 27C256) – socketed, field replaceable |
| Power Draw | 5V @ 450 mA, 12V @ 20 mA, –12V @ 10 mA |
| Operating Temp | 0°C to 60°C (32°F to 140°F) – forced air cooling required in Mark IV rack |
| MTBF (estimated) | 50,000 hours (based on 1990s GE internal data) |
| GE Part Number | DS3800NGDB1C1B |
| Previous Revisions | DS3800NGDB1C1A (pin-compatible, firmware 3.1) |
| Next Revision | None – Mark V system replaced Mark IV in 1998 |
6. Maintenance, Testing & Troubleshooting
Routine Maintenance:
None – the DS3800NGDB1C1B is a no-maintenance digital board. No calibration, no battery, no moving parts.
Recommended inspection every 2 years: Remove and inspect connectors for corrosion (especially in coastal or chemical plant environments). Clean with DeoxIT D5 if needed.
On-Board EPROM Firmware Update:
The firmware is stored in a socketed EPROM (U6, 32-pin DIP, labeled "NGDB V3.2"). To update:
Remove the board (see Section 6).
Carefully extract the EPROM using a PLCC extractor tool (do not pry with a screwdriver).
Insert the new EPROM (ensure pin 1 orientation matches the silkscreen dot).
Reinstall the board and apply power. The new firmware version will be reported during Mark IV system boot (viewable on the operator's console).
.jpg)
Diagnostic LEDs & Troubleshooting:
The GE DS3800NGDB1C1B is an obsolete, highly specialized printed circuit board (PCB) used exclusively in GE's Mark IV turbine control system
Ship to you via Fedex/DHL/TNT/UPS/EMS 丨 Package: Original packing with cartons 丨 Shipping Port: Xiamen
·Manager: Jinny
·E-mail:sales1@xrjdcs.com
·Tel: + 86-15359273791 (WhatsApp)
·Wechat: + 86-15359273791
Added to cart successfully. What is next?
Routine Maintenance:
None – the DS3800NGDB1C1B is a no-maintenance digital board. No calibration, no battery, no moving parts.
Recommended inspection every 2 years: Remove and inspect connectors for corrosion (especially in coastal or chemical plant environments). Clean with DeoxIT D5 if needed.
On-Board EPROM Firmware Update:
The firmware is stored in a socketed EPROM (U6, 32-pin DIP, labeled "NGDB V3.2"). To update:
Remove the board (see Section 6).
Carefully extract the EPROM using a PLCC extractor tool (do not pry with a screwdriver).
Insert the new EPROM (ensure pin 1 orientation matches the silkscreen dot).
Reinstall the board and apply power. The new firmware version will be reported during Mark IV system boot (viewable on the operator's console).
.jpg)
Diagnostic LEDs & Troubleshooting:
|
The GE DS3800NGDB1C1B is an obsolete, highly specialized printed circuit board (PCB) used exclusively in GE's Mark IV turbine control system Ship to you via Fedex/DHL/TNT/UPS/EMS 丨 Package: Original packing with cartons 丨 Shipping Port: Xiamen ·Manager: Jinny ·E-mail:sales1@xrjdcs.com ·Tel: + 86-15359273791 (WhatsApp) ·Wechat: + 86-15359273791 Added to cart successfully. What is next? |
|---|
